We study graphene nanoribbon (GNR) interconnects obtained from graphene grown by chemical vapor deposition (CVD). We report low-and high-field electrical measurements over a wide temperature range, from 1.7 to 900 K. Room temperature mobilities range from 100 to 500 cm 2 ·V −1 ·s −1 , comparable to GNRs from exfoliated graphene, suggesting that bulk defects or grain boundaries play little role in devices smaller than the CVD graphene crystallite size. At high-field, peak current densities are limited by Joule heating, but a small amount of thermal engineering allows us to reach ∼2 × 10 9 A/cm 2 , the highest reported for nanoscale CVD graphene interconnects. At temperatures below ∼5 K, short GNRs act as quantum dots with dimensions comparable to their lengths, highlighting the role of metal contacts in limiting transport. Our study illustrates opportunities for CVD-grown GNRs, while revealing variability and contacts as remaining future challenges.
G raphene nanoribbons (GNRs) are promising candidates for nanoelectronics building blocks as interconnects, transistors, or sensors. 1−4 Previous studies have characterized individual GNRs prepared from chemically derived, 1, 2, 5 mechanically exfoliated, 4, 6 or epitaxially grown 7 graphene. However, these fabrication methods are less practical or more expensive for future large-scale integrated circuit fabrication. On the other hand, chemical vapor deposition (CVD) has been used as a facile approach for synthesizing large area polycrystalline graphene films 8−10 with grain sizes from tens of nanometers to micrometers. 11, 12 CVD-grown graphene has been recently investigated as a promising material for micrometer-sized interconnects, either on complementary metal−oxide−semiconductor (CMOS) 13, 14 or on transparent and flexible substrates. 15 However, nanometer scale GNR interconnects from CVD graphene have not been systematically studied to date. Such GNRs represent the ultimate scaling limits of graphene interconnects and could be comparable to or smaller than the average CVD graphene crystallite size, leading to few or no bulk defects in individual devices. This could achieve the dual purpose of large-scale fabrication with relatively good quality GNRs.
In this work we present a comprehensive analysis of nanoscale GNRs with widths W < 100 nm and lengths L < 800 nm obtained from patterned CVD graphene. We find that such CVD GNRs have electrical properties comparable to those obtained by any other methods, suggesting a negligible effect of bulk defects or grain boundaries on their performance. At high fields we attain some of the highest current densities recorded in either graphene or GNR interconnects (∼2 × 10 9 A/cm 2 ); at low temperatures we note evidence of quantum dots with size comparable to the channel length, underlining how contacts determine the conductance levels in such nanoscale devices. This study also serves to identify future challenges and represents a fundamental stepping stone toward large-scale integration of nanoscale GNR interconnects.
Our CVD graphene growth and GNR device process steps are illustrated in Figure 1 and in the Supporting Information. Briefly, graphene is grown on Cu foil, 8 then transferred to SiO 2 (90 nm) on Si substrates (n+ doped), and annealed to remove water and organic residue. We define large Ti/Au (0.5/40 nm) contact pads ( Figure S1 in the Supporting Information) using optical lithography, followed by smaller finger electrodes by electron-beam (e-beam) lithography. We then define and deposit a narrow "strip" of Al (2−4 nm thick) which serves as the etch mask for the GNRs (Figure 1c and Figure S1b ). The thin Al oxidizes when the chip is removed from the evaporation chamber, and lift-off leaves behind an AlO x nanoribbon covering the graphene and stretching between the finger electrodes ( Figure S1b ,c). This AlO x strip serves the multiple purpose of protecting the graphene, serving as a dielectric seeding layer, and being scalable for large-area fabrication. (Some, albeit not all these goals, could also be achieved with a thicker ∼20 nm metal strip 16 or a nanowire mask 17, 18 for etching the GNRs.) The GNRs are defined by a short O 2 plasma etch which removes the unprotected graphene. The graphene which fans out under the contacts (Figure 1b) is protected during the etch, helping manage contact resistance. The AlO x strip was left on some devices (batch b1) and removed on others (batch b2) for the measurements. Figure 1f compares the Raman spectrum of the unpatterned CVD graphene to several individual GNRs. All GNRs display the disorder-induced Raman D peak, and most also display the D′ peak, which are accentuated in GNRs due to the presence of edges. 19, 20 The integrated D to G peak area ratio of our GNRs from CVD graphene is A D /A G ∼1−5, comparable to A D /A G ∼2−8 measured for arrays of GNRs from exfoliated graphene of similar widths. 19, 20 . The length scale L a approximately corresponds to the average distance between defects (including bulk defects and grain boundaries); thus it is smaller than the polycrystalline grain size in the CVD-grown graphene. Similar values were also recently estimated by scanning tunneling microscopy (STM) in our group, on comparable CVD graphene growths. 22 Thus, given GNR areas from 0.2 × 10 4 to 4 × 10 4 nm 2 in this work, it is highly likely that most samples are monocrystalline and free of bulk defects.
Low-bias measurements of both AlO x -capped and bare CVD GNRs in air reveal similar p-doping (Supporting Information, Figure S2 ). Transferring devices to a vacuum probe station (∼10 −5 Torr) and annealing at 300°C for 2 h removes most of the physisorbed ambient impurities such as water, 23 oxygen, 24 and poly(methyl methyacrylate) (PMMA) residue. 25 After annealing, measurements in vacuum show devices are less pdoped than in air and in some cases n-doped ( Figure S2b ). We note that our vacuum probe station has high-temperature capability, enabling electrical measurements after sample anneal, without breaking vacuum. We fit all electrical data with a transport model 26, 27 which includes the gate dependence (V G ), thermally generated carriers (n th ), puddle charge (n pd ) due to substrate impurities, and contact resistance (R C ) effects. (More information is provided in Section C of the Supporting Information.) Since GNRs are narrow compared to the underlying oxide thickness, the effect of fringing fields on the capacitance must be included 2, 28 (Figure 2a inset) . Thus, we use an expression for the capacitance per unit area as:
where t ox ≈ 90 nm is the SiO 2 thickness, ε ox ≈ 3.9 is the relative permittivity of SiO 2 , and ε 0 ≈ 8.854 × 10 −14 F/cm is the permittivity of vacuum. The first term represents the fringing capacitance, and the second term is the parallel plate capacitance between the GNR and the top of the n+ Si substrate. As an example, for a GNR with W = 40 nm on t ox = 90 nm, ∼72% of the total capacitance is due to fringing fields and the rest due to parallel plate capacitance. In the limit W ≫ t ox , the equation reduces to the usual C ox = ε ox ε 0 /t ox as expected, and quantum capacitance 29 can be neglected due to the thickness of the buried oxide. ( Figure S3 in the Supporting Information illustrates the contribution of fringing capacitance to the total capacitance as a function of W.)
Fitting our model against the experimental data reveals a mobility range μ ≈ 100−500 cm 2 ·V −1 ·s −1 and contact resistance R C W ≥ 500 Ω·μm at room temperature (per width), for these GNRs obtained from CVD-grown graphene.
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The mobility values of our CVD GNRs are comparable to lithographically patterned GNRs from exfoliated graphene ) and somewhat lower than GNRs from unzipped nanotubes 1,2,31 (100−3200 cm 2 ·V −1 ·s −1 ), ostensibly due to lesser edge disorder of the latter. However, the similarity of mobility for exfoliated versus CVD-grown graphene does not exist for larger samples, as micrometer-scale (polycrystalline) CVD graphene devices consistently show lower mobility than (crystalline) exfoliated ones. 26, 32 This suggests that bulk defects or grain boundaries play almost no role in lowering our GNR mobility, a consequence of the 1,49 (f) Raman spectra (excitation wavelength 633 nm) for bulk CVD graphene (bottom curve) and several GNRs, spaced for clarity. The initial CVD graphene is predominantly monolayer (narrow 2D peak width ∼35 cm −1 ), while the D and D′ bands of GNRs are more prominent due to the presence of edges.
nanoscale GNR dimensions being comparable to or smaller than the crystallite size of CVD-grown graphene. Nevertheless, the mobility values of our GNRs from CVD graphene remain lower than those of large samples (Figure 2a ), suggesting that transport is still limited by edge roughness scattering, which must be better controlled in future work.
To further understand the transport properties of our GNRs, we undertook temperature-dependent measurements on several samples, as shown in Figure 2 . GNR mobility or contact resistance data over a wide temperature range have not been available until now, to our knowledge. Figure 2a displays extracted mobility from three GNRs and two large-area devices (500 × 100 and 500 × 75 μm respectively) from a comparable CVD graphene growth. 32 The large devices show mobilities that are 3−6 times higher than those obtained for GNRs and are likely limited by surface impurities and grain boundary or defect scattering, 33 as the device size is much greater than the crystallite size L a . On the other hand the GNRs are smaller than L a ; thus their lower mobility is attributed primarily to carrier scattering with edge disorder, although differences in surface impurities between samples cannot be ruled out and could explain the variability noted.
The GNRs with lower mobility (∼100 cm 2 /V·s) in Figure 2a show virtually no temperature dependence. This is consistent with a transport regime where scattering rates from acoustic phonons, surface impurities, and edge roughness are nearly equal, and their opposite temperature dependence cancels out. 34 However, the ∼20-nm-wide GNR with higher mobility shows a slight increase up to room temperature, 30 consistent with a transport regime limited by scattering from surface impurities. 34, 35 The mobility then transitions to a weakly phonon-limited regime above room temperature, indicating that this device may be approaching the upper, intrinsic limits of achievable transport in GNRs of this width and edge roughness on SiO 2 . Its mobility is also at the upper end of what was achieved in GNRs of this width patterned from exfoliated graphene. 4 The total resistance (R) and contact resistance (R C ) dependence on temperature for this sample are shown in Figure 2b and its inset. The R C dependence on temperature and carrier density is given through its dependence on sheet resistance R S (see Supporting Information, Section C); thus, R C for such GNRs is almost independent of temperature like the mobility, but it scales approximately as the inverse square root of carrier density, ∝ (n + p) −1/2 (also see refs 27, 36) . The uncertainty in the R C extraction arises partly from the fitting algorithm (as for mobility) and partly from uncertainty of the GNR width which fans out under the metal contact, taken here between W and W + 2L T where L T is the current transfer length into the contact electrode. 36 It is important to note that our model includes thermally generated carriers 26 (n th ), which are sometimes neglected but turn out to be crucial in fitting the correct temperature-dependent behavior of the graphene conductance at room temperature and above. We now turn to the high-field behavior of our GNR interconnects to understand their maximum current-carrying capacity up to electrical breakdown (BD). Figure 3 shows the results of high-field measurements at room temperature for 22 GNRs with widths W = 15−50 nm and lengths L = 100−700 nm. Figure 3a shows representative current−voltage data obtained from four GNRs in air. Figure 3b suggests that the GNR breakdown power (P BD ) scales approximately with the square root of the GNR area, a first indication of the role of heat dissipation from GNRs to the substrate. 2, 37 Recasting our measured data as breakdown current density (J BD ) versus resistivity (ρ) in Figure 3c , we find scaling similar to both largearea CVD graphene interconnects 14 and GNRs from exfoliated graphene. 38 However, for a given resistivity, the current density of our GNRs from CVD graphene on 90 nm SiO 2 exceeds that of previously measured samples on 300 nm SiO 2 . 14,38 To understand these scaling relationships, we apply the model of Liao et al. 2 which includes both heat loss to the substrate and to the contacts: . The fit 26 to experimental data takes into account thermally generated carriers (n th ), puddle charge (n pd = 1−4 × 10 12 cm −2 ), and contact resistance per width (R C W = 0.5−1 kΩ·μm). For GNRs we include the effect of fringing fields (see inset and text). Error bars show upper and lower bounds of μ extraction from the least-squares fit 26 with R 2 ≥ 0.9 (see Supporting Information, Section C). The dashed blue line is a guide for the eye. (b) Example of fitting GNR data (symbols) for W ∼ 20 nm device with the model (lines) at V DS = 50 mV. The inset shows the contact resistance fit for the same temperatures, at two carrier densities.
Here, T BD is the breakdown temperature (∼600°C oxidation in air), T 0 is the ambient temperature (22°C), t g is the thickness of the GNR, L H = (k g Wt g /g) 1/2 is the thermal healing length, 2, 39 k g the thermal conductivity along the GNR, and R T is the thermal resistance at the metal contacts. 2 The first fraction in eq 2 above accounts for heat sinking into the substrate, and the second fraction accounts for heat sinking into the contacts. In the limit L ≫ L H the second fraction becomes unity; that is, heat sinking through the substrate dominates for long GNRs.
(Complete model information is provided in Section F of the Supporting Information.) The thermal contact resistance per unit length from the GNR to the substrate is calculated as 2, 37 
·K
−1 is the thermal conductivity of the highly doped Si substrate. We note eq 3 includes fringing heat loss from the narrow GNRs, is mathematically similar to the capacitance expression in eq 1, and was verified against finite-element simulations in ref 2.
The solid line in Figure 3c represents the model above with W/L ∼ 35/300 nm, t g ∼ 1.25 graphene layers (averages for our samples, i.e., ∼0.42 nm), t ox = 90 nm, and R Cox ∼ 10
Additional parameters of our model are the thickness of the metal electrode (t m ) and the thermal conductivities of the GNR, oxide, and metal contacts (k g , k ox , k m ), as described in Section F of the Supporting Information. The error bars and dashed lines estimate the effect of uncertainties on our extraction and model calculations, respectively. For instance, the variability of the plotted data is partly attributed to the uncertainty in device dimensions, GNRsubstrate thermal coupling, thermal conductivity of the devices, contact resistance, and breakdown temperature. (More discussion is also given in the Supporting Information.) With the parameters above, the percentage contribution of the first, second, and third terms in eq 3 are 65% (thermal resistance of SiO 2 including fringing heat loss), 34% (thermal resistance of graphene-SiO 2 interface), and 1% (thermal resistance of silicon substrate). Although the last term can usually be ignored, 2 we include here all terms to highlight that their individual contributions depend strongly on device dimensions and oxide thickness. For carbon nanotubes 39 or extremely narrow GNRs, the graphene−SiO 2 thermal interface will dominate (also see Figure S5b ).
We note that the current densities obtained for GNR interconnects in this work are higher (for a given resistivity and width) than those previously achieved and reach ∼2 × 10 9 A/ cm 2 , as shown in Figure 3c . We attribute this to two advances in our understanding and thermal engineering of such small nanostructures. First, the GNRs here are shorter than previous devices, 14, 38 being only slightly longer than the thermal healing length (L H ∼ 0.1−0.2 μm) and enabling partial cooling through the metal contacts. Second, the GNRs in this work have been deliberately placed on a thinner oxide (∼90 nm) versus the ∼300 nm used in previous studies. 2, 14, 38 The thinner oxide reduces the thermal resistance of these devices (see eq 3 and Figure S5 ) for a given GNR width and is an important factor enabling the higher current densities reached. A similar effect could be achieved by placing GNRs on other thin films with higher thermal conductivity (k ox ), or lower GNR-substrate thermal interface resistance (R Cox ). Such suggestions are consistent with very recent measurements of larger graphene devices (not GNRs) on nanocrystalline diamond 43 (higher k ox ), and on BN substrates (possibly lower R Cox due to smoother graphene-BN interface). Before concluding, we also present measurements of our GNRs from CVD-grown graphene performed at the opposite end of the temperature spectrum, down to ∼1.7 K, as shown in Figure 4 and Supporting Information, Figure S6 . In general, we observed quantum-dot (QD), Fabry−Perot (FP), or universal conductance fluctuation (UCF) behavior, depending on the contact resistance (R C ) and quality of the devices (e.g., edges, impurities). Figure 4 displays such measurements for a short GNR (L ∼ 52 nm, W ∼ 35 nm), indicating QD-like behavior akin to previous observations in single-and bilayer GNRs patterned on exfoliated graphene. 31,45−47 The black curve in Figure 4b shows the modulation of zerodrain-bias conductance (G) as a function of back-gate V G . The measurement is performed with a conventional lock-in technique with an excitation voltage V ac = 360 μV, corresponding to an electron temperature T e ∼ 4.2 K (cryostat temperature 1.7 K). An electron overcomes a charging energy to be added into the QD, estimated as E C = eΔV D ∼ 2 meV (≫ k B T e ), where e is the elementary charge (Figure 4e ). The Coulomb peaks in Figure 4b can be described 47, 48 by
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(ηe(V G − V G,P )/2.5k B T e ) for ΔE < k B T e < E C . Here, η = ΔV D /ΔV G is the "gate factor", V G,P is a Coulomb peak gate voltage, ΔE is the spacing between neighboring single-particle levels in a QD, and ΔV G is the gate voltage difference between adjacent Coulomb peaks. Gray oscillations in Figure 4b are fitted to the measured black curve using the above equation (T e = 4.2 K), confirming that the conductance variations originate from Coulomb oscillations in a QD.
We can also estimate the size of the principal QD in Figure  4d ,e. The width of the N-th diamond is ΔV G,N = e/C G for single electron tunneling, where C G is the gate capacitance. We obtain ΔV G = 73 ± 13 mV for the Coulomb peaks in Figure 4b , resulting in C G = 2.2 ± 0.4 aF. On the other hand, C G can be also estimated from the device geometry including the effect of fringing fields at the GNR edges, C ox = 1.4 mF/m 2 per unit area from eq 1 with W = 35 nm. This allows us to estimate 47 the size of the QD as C G /C ox = 1.6 ± 0.27 × 10 3 nm 2 , which yields L QD = 49 ± 9 nm (Figure 4d ). The estimated length of the QD is near to the physical length of the GNR, indicating that one QD spans most of this particular GNR. The existence of an additional superimposed oscillation with a much larger period in Figure 4a −b could be attributed to a secondary coupled QD approximately ∼10 times smaller in size. 45, 46 The observation of QD behavior spanning most of the GNR indicates that some of the shorter GNRs from CVD graphene are relatively defect-free quantum systems, although they do remain limited by their contacts. The presence of defects, grain boundaries, and edge roughness 22, 31, 45 in longer ribbons, however, can distort the transport along the channel. Among our longer GNRs (L > 100 nm), some have also demonstrated F−P-like or UCF conductance oscillations ( Figure S6 in Supporting Information), and others show multiple QDs in series.
In summary, we examined the fabrication, electrical, and thermal behavior of GNR interconnects from CVD-grown graphene, a fundamental step toward their integration into large-scale applications. The GNRs presented here have lowfield mobility and Raman signatures comparable to GNRs obtained by other methods. At high-field, small adjustments in thermal engineering such devices allow us to reach some of the highest current densities reported for any graphene interconnects (>10 9 A/cm 2 ). At low-temperatures, these GNRs display QD-or UCF-like transport behavior, depending on their dimensions and conductance levels. Transport in relatively short GNRs (L < 100 nm) appears to be dominated by contacts rather than by edge roughness, defects, or grain boundaries. This work presents a unified view of low-field to high-field transport in GNRs over a very wide temperature range and serves to identify remaining challenges which include reducing variability, surface impurities, and contact resistance.
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A. Graphene nanoribbon (GNR) fabrication from CVD-grown graphene
The graphene growth and GNR device process steps are illustrated in Figure 1a in the main text.
Graphene growth by chemical vapor deposition (CVD) is performed by flowing CH 4 and Ar gases at 1000 °C and 500 mTorr chamber pressure, which results primarily in monolayer graphene growth on both sides of the Cu foil 1 (Figure 1a (Figure 1a-4) . Next, the film is transferred to the SiO 2 (90 nm ± 5 nm) on Si substrate (n+ doped, 5 mΩ⋅cm resistivity) and left overnight to dry (Figure 1a-5 ). The PMMA is removed using a 1:1 mixture of methylene chloride and methanol, followed by a one hour Ar/H 2 anneal at 400 °C to remove PMMA and other organic residue (Figure 1a-6 ).
To create GNR devices, we first define large Ti/Au (0.5/40 nm) contacts using optical lithography and electron-beam (e-beam) evaporation (Figures 1a-7&8 ), followed by smaller finger contacts defining the sub-micron length (L) of the devices (Figure 1b) . The width (W) of the GNRs is defined by e-beam lithography, and after the PMMA is developed, 2-4 nm of Al is deposited using e-beam evaporation. The thin Al film oxidizes when the chip is removed from the evaporation chamber 2 , and PMMA lift-off leaves behind an AlO x nanoribbon covering the graphene and stretching between finger electrodes (Figure 1b) .
Because liftoff of a 2-4 nm evaporated Al film can be surprisingly difficult, one may opt to evaporate a thicker (e.g. 20 nm) metal mask for etching the CVD graphene into ribbons 3 . In that case, the Al mask should be etched before electrical measurement because such thick Al cannot be fully oxidized and will result in a parallel current path. Finally, a 10 second O 2 plasma etch removes all unprotected graphene, leaving a GNR under the Al etch mask (Figure 1a-7) . The etch parameters can be tuned during this step to laterally narrow the protected GNR from the edges, thus achieving GNR widths smaller than the minimum resolution afforded by e-beam lithography 3 . The CVD graphene under the contacts is also protected during the plasma etch, achieving a larger graphene-metal contact area and reduced contact resistance.
Because the AlO x etch mask can double as a seed layer for subsequent top gate deposition 2 , we left the AlO x strip on some devices (batch b1) for the measurements. For comparison, we also removed the AlO x etch mask using Al etch type A (Transene Company Inc.) on a subset of the devices (batch b2). We fit the R vs. V G curves with the following model
B. Microscopy images of graphene nanoribbon (GNR) devices
where R C is the graphene-metal contact resistance, R S = [qμ(n+p)] -1 is the graphene sheet resistance (with mobility μ, electron and hole charge densities n and p), L C is the length of the contact covering the graphene, and R lead is the resistance of the metal leads. The fitting parameter ρ C corresponds to the contact resistance between metal and graphene per unit area, while R C W is the contact resistance per unit width In order to compute the sheet resistance R S , we must estimate the charge density dependence on gate voltage. Thus, we employ the relationship 4 :
where lower (upper) signs correspond to electrons (holes), n cv = C ox (V 0 -V G )/q and C ox is the oxide capacitance including the effect of fringing fields as given in the manuscript eq. 1. The term n 0 = [(n pd /2) 2 + n th 2 ] 1/2 results from spatially averaging over the puddle charge (n pd ) inhomogeneity and the thermally generated carriers, n th = (π/6)(k B T/ħv F ) 2 (ref. 4 ).
To extract the key independent parameters (ρ C , n pd and μ) of a device, we perform a least-squares fit by comparing the above models with the experimental data. To simplify this extraction, we first assume a mobility that is independent on carrier density and obtain least-squares fits of n pd and ρ C . We then use these values to re-fit the model R S vs. V G against the experimental data, and obtain the dependence of mobility on carrier density as μ = [qR S (n+p)] -1 . Figure S3 Fringing back-gate capacitance of a GNR as a function of W, here on t ox = 300 nm SiO 2 . At large widths the capacitance per unit area saturates to the well known ~ε ox /t ox , at small widths it increases significantly due to fringing field effects (see schematic). Our analytic model presented by equation (1) in the manuscript matches 2D COMSOL simulations by Lian et al. 3 (additional comparison with COMSOL simulations at varying t ox was also done in the supplement of Ref. During the second sweep the device resistance increases by an order of magnitude but continues to conduct. The GNR completely breaks and stops conducting by the end of the third sweep. As such behavior was only observed in wider GNRs (narrower ones typically break in one step), we hypothesize that the graduate deterioration could occur due to partial breakdown along graphene grains. As graphene grain boundaries locally impede electrical transport, breakdown is more likely to occur at these resistive grains from self-heating (e) When a grain boundary runs from one edge of the GNR to the other, physical breaking of the graphene due to self heating will completely impede current flow. However, when the grain boundary starts and ends on the same side of the GNR, breakdown at the boundary will only reduce minimum GNR width, but the GNR still conducts. By contrast, as narrower (W < 40 nm) GNRs typically break in one step, they are very likely composed of a single grain.
D. Effect of fringing fields on the capacitance of the nanoribbons

F. Model used for calculating the breakdown current density
Equation (2) in the manuscript is repeated here,
where L H = (k g Wt g /g) 1/2 ~ 0.1 μm is the thermal healing length along the GNR Figure S6a shows the temperature dependence of the electrical conductance for a GNR (L ~ 160 nm, W ~ 85 nm) with ~26 kΩ resistance at room temperature and zero gate bias. This resistance is comparable to the inverse of the conductance quantum. At T = 50 K, the data shows weak conductance modulation, which evolves to a pronounced repeatable conductance fluctuations at T = 1.9 K. Figure S6b Figure S6b ). Figure S6c shows quasi-periodic conductance fluctuations for zero V D in the conductance map, which are consistent with Universal Conductance Fluctuations (UCF). 13 When the sample length is not much longer than the phase coherence length, Fabry-Perot (F-P) interference effects are also present while the UCF remains the dominant transport mechanism 14 . Even for devices in which diffusive transport is dominant, a weak F-P interference effect can still be observed as long as a significant portion of electrons experience coherent reflections at the metal contacts.
14, 15
F-P-like interference has been previously reported in pristine carbon nanotubes, 13 graphene 15 and
GNRs with smoother edges prepared by unzipping carbon tubes. 16, 17 In our case, assuming phase coherent transport between the contacts, we can write the round-trip phase shift as 13 2LeV c /(ℏv F ) = 2π. Here V c is the drain bias voltage at the crossing point of adjacent left-and right-sloping interference lines 13 and v F ~ 10 6 m/s is the Fermi velocity. We numerically estimate V c ≈ 13 mV, in good agreement with the visual estimate of ±15 mV, marked by two arrows on the conductance map. This agreement suggests that the oscillations observed are primarily caused by reflections from the contacts rather than by edge roughness or even grain boundary scattering in such small GNRs from CVD-grown graphene. However, presence of structural defects, charge puddles and impurities (as in our GNRs) would distort F-P oscillations and make a case for simple UCF transport. For example, the broadening of features in Figure S6b and the lack of clear long-range oscillatory behavior can be attributed to effects of disorder and underlying substrate impurities, and lack of atomic-scale abruptness of the graphene-metal contacts. 13, [16] [17] [18] 
